

# 3-31-00

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	UTILITY PAT (Only for new nor	TENT APPLI n-provisional ap	CATION TRAI	NSMITTAL 37 CFR 1.53(b)		
Attorney Dock	et No. 42390.P61				Total Pages	_ 2
First Named In	ventor or Application	ldentifier _C	arole Dulong			
Express Mail L	abel No. <u>EL431886</u>	484US			C F	
ADDRESS TO:	Assistant Comm Box Patent Appli Washington, D. (	ication	atents			9/538bit
APPLICATION	EI FMFNTS					
	apter 600 concerning	g utility patent	application cont	tents.		
1. <u>X</u>	Fee Transmittal Fo (Submit an original,		te for fee proces	ssing)		
2. <u>X</u>	Specification (Topreferred arrangement set - Descriptive Title of the Inverse - Descriptive Title of the Inverse - Descriptive Title of the Inverse - Statement Regarding Fed - Reference to Microfiche A - Background of the Inverse - Brief Summary of the Inverse - Detailed Description of the Drace - Claims - Abstract of the Disclosure	rention ted Applications sponsored R & D ppendix on	18	)		
3. <u>X</u>	Drawings(s) (35 U	SC 113) (	Total Sheets _	11)		
4. <u>X</u>	b Copy from (for Continu	ecuted (Origina a Prior Applio uation/Divisiona		.63(d)) pleted) (Note I		·)
		named in the p	rior application, se	e 37 CFR 1.63	3(d)(2)	
	orporation By Refer The entire disclosure declaration is supplied disclosure of the acc reference therein.	e of the prior a ed under Box	application, from 4b. is considere	which a copy d as being pa	irt of the	ıor
6 Mic	rofiche Computer F	Program (App	endix)			
7 Nucle	eotide and/or Amino Acid Se	quence Submissio	n			

1	(if applicable, all necessary)				
	a Computer Readable Copy b Paper Copy (identical to computer copy) c Statement verifying identity of above copies				
	ACCOMPANYING APPLICATION PARTS				
8.	Assignment Papers (cover sheet & documents(s))				
9.	a. 37 CFR 3.73(b) Statement (where there is an assignee)				
	b. Power of Attorney				
10.	English Translation Document (if applicable)				
11.	a. Information Disclosure Statement (IDS)/PTO-1449				
	b. Copies of IDS Citations				
12.	Preliminary Amendment				
13.	X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
14.	a. Small Entity Statement(s)				
	b. Statement filed in prior application, Status still proper and desired				
15.					
16.	Othorn				
10.	Other:				
17.	If a CONTINUING APPLICATION, check appropriate how and country the second size of				
	If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:  Continuation  Divisional  Continuation-in-part (CIP)				
	Continuation-in-part (CIP)				
	of prior application No:				
18.	Correspondence Address				
	Customer Number or Bar Code Label				
	(Insert Customer No. or Attach Bar Code Label here)				
Х	Correspondence Address Below				
NAM	E Thomas C. Webster, Reg. No. P46,154				
	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
ADDI	RESS 12400 Wilshire Boulevard				
	Seventh Floor				
CITY	Los Angeles STATE California ZIP CODE 90025-1026				
0	ntry U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397				

# UNITED STATES PATENT APPLICATION

for

# METHOD AND APPARATUS FOR VECTOR GATHER AND SCATTER

### **INVENTORS:**

**Carole Dulong** 

## Prepared by:

Blakely, Sokoloff, Taylor & Zafman, LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, California 90025 (408) 720-8300

Attorney's Docket No. 042390.P6156

"Express Mail" mailing label number <u>EL431886484US</u>
Date of Deposit
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail
Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the
Commissioner of Patents and Trademarks, Washington, D.C. 20231.
Cindy Murphy
(typed or printed name of person mailing paper or fee)
(June I musely
(Signature of person mailing paper of fee)

10

15

20

# METHOD AND APPARATUS FOR VECTOR GATHER AND SCATTER BACKGROUND OF THE INVENTION

#### Field of the Invention

This invention relates generally to the field of processor operations. More particularly, the invention relates to an apparatus and method for performing vector gather and scatter operations using a computer processor.

## **Description of the Related Art**

In order to perform vector computations on a computer, matrices such as that illustrated in **Figure 1** must frequently be loaded into memory. Once in memory, the matrix may be combined with other matrices (not shown) to perform complex, multidimensional computations (e.g., vector addition, vector multiplication).

One problem which exists, however, is that matrices can take up a substantial amount of memory, particularly when used to store certain types of data (e.g., scientific data pertaining to physical phenomenon). In addition, matrices may be sparsely populated with data elements. For example, only 4 data elements out of the 24 illustrated in **Figure 1** contain non-zero values, resulting in an inefficient use of memory.

To conserve memory when working such large, sparsely populated matrices, "gather" and "scatter" operations were developed. For example, the

TCW 2 42390.P6156

15

CRAY-1 computer system performed gather operations to collect the elements of a matrix from memory and store them in a highly compressed format (e.g., sorted contiguously in an ordered array). Conversely, when necessary to perform various matrix operations (e.g., matrix multiplication) the CRAY-1 performed scatter operations to reproduce the previously-gathered matrix in memory.

One problem which exists, however, is that these systems require complex dedicated hardware to perform the gather and scatter operations. For example, the CRAY-1 employed a vector processor which performed gather and scatter operations using dedicated registers to hold index vectors and dedicated address calculation hardware.

Accordingly, what is needed is a more efficient apparatus and method for storing and working with matrices in a computing environment. What is also needed is a system and method for performing gather and scatter operations on a general purpose processor.

TCW 3 42390.P6156

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

A better understanding of the present invention can be obtained from the following detailed description in conjunction with the following drawings, in which:

- FIG. 1 illustrates matrix with data elements which may be stored in a computer memory.
  - **FIG. 2** illustrates an exemplary computer architecture used to implement elements of the invention.
  - **FIG. 3** illustrates a variety of data and data storage formats according to embodiments of the invention.
  - **FIG. 4** illustrates extract and deposit operations according to embodiments of the invention.
  - FIG. 5 illustrates one embodiment of a method for performing a gather operation.
- FIG. 6 illustrates the extraction of a set of address indices according to one embodiment of the invention.
  - **FIG. 7** illustrates address calculation and storage operations according to one embodiment of the invention.

- **FIG. 8** illustrates memory load operations according to one embodiment of the invention.
- **FIG. 9** illustrates the merging of data elements in a register according to one embodiment of the invention.
- FIG. 10 illustrates one embodiment of a method for performing a scatter operation.
  - **FIG. 11** illustrates performing an extract operation on a plurality of data elements according to one embodiment of the invention.

TCW 5 42390.P6156

10

15

20

#### **DETAILED DESCRIPTION**

In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some of these specific details. In other instances, well-known structures and devices are shown in block diagram form to avoid obscuring the underlying principles of the present invention.

Embodiments of the present invention include various steps, which will be described below. The steps may be embodied in machine-executable code. The instructions can be used to cause a general-purpose or special-purpose processor to perform certain steps. Alternatively, these steps may be performed by specific hardware components that contain hardwired logic for performing the steps, or by any combination of programmed computer components and custom hardware components.

#### AN EXEMPLARY COMPUTER SYSTEM

**Figure 2** shows a computer system 200 upon which embodiments of the invention may be implemented. Computer system 200 comprises a bus 201 for communicating information, a processor 210 coupled to the bus 201 for processing information, and a memory subsystem 204-206 coupled to bus 201 for storing information and instructions for the processor 210. The memory

15

20

subsystem may be comprised of a main memory 204, a read only memory 206 and/or a mass storage device 205.

The processor 210 includes an execution unit 230, a register file 250, a cache memory 260, a decoder 265, and an internal bus 270. The cache memory 260, storing frequently and/or recently used information for the processor 210, is coupled to the execution unit 230. Register file 250 is comprised of a group of registers for storing data to be read by the execution unit 230 via the internal bus 270. In one embodiment, the registers within the register file 250 store sixty-four bits of packed data for integer and/or floating point calculations.

The execution unit 230 operates on packed data according to the instructions received by processor 210 that are included in a packed instruction set 240. The execution unit 230 also operates on non-packed data according to instructions implemented in general-purpose processors. In one embodiment the processor 210 is an Explicitly Parallel Instruction Computing ("EPIC") processor (e.g., employing the IA-64 parallel architecture developed by Intel®), capable of executing multiple instructions per clock cycle. In addition, processor 210 in one embodiment is capable of supporting the Intel Itanium™ microprocessor instruction set as well as the packed instruction set 240. Other instruction sets, such as the Pentium®, PowerPC™ and the Alpha® processor instruction sets may also be used in accordance with the described invention. Pentium and Itanium are trademarks of Intel Corporation. PowerPC™ is a trademark of IBM,

TCW 7 42390.P6156

10

15

20

APPLE COMPUTER, and MOTOROLA. Alpha<sup>™</sup> is a trademark of Digital Equipment Corporation.

Still referring to Figure 2, computer system 200 can also be coupled to a second I/O bus 250 via an I/O interface 230. A plurality of I/O devices may be coupled to I/O bus 250, including, for example, a display device 243, an alphanumeric input device 242 (e.g., a keyboard), a cursor control device 241 and/or a communication device 240. The communication device 240 is for accessing other computers and may comprise a modem, a network interface card, or other well known interface device, such as those used for coupling to Ethernet, token ring, or other types of networks.

#### **DATA AND STORAGE FORMATS**

Figure 3 illustrates three packed data-types: packed byte 301, packed word 302, and packed doubleword (dword) 303. Packed byte 301 is sixty-four bits long containing eight packed byte data elements. Generally, a data element is an individual piece of data that is stored in a single register (or memory location) with other data elements of the same length. In packed data sequences, the number of data elements stored in a register is the register size (e.g., 64-bits in the embodiment illustrated in Figure 3) divided by the length in bits of a data element. Although the registers illustrated in Figure 3 and described throughout the specification are 64-bit registers, it should be noted that the underlying principles of the invention may be implemented on registers of virtually any size.

TCW 8 42390.P6156

10

15

20

#### **EXTRACT AND DEPOSIT OPERATIONS**

Figures 4a and 4b illustrate two data operations which may be used in one embodiment of the invention. As illustrated in Figure 4a, an "extract" operation involves copying a specified bit field from a source register  $R_s$  to an aligned position within a destination register  $R_p$  (i.e., the least significant bit (LSB) of the bit field is aligned with bit zero of the destination register  $R_p$ ). Conversely, a "deposit" operation, as illustrated in Figure 4b, copies a specified bit field from an aligned position in a source register  $R_s$  to a specified location within a destination register  $R_p$ .

In one embodiment, individual extract and deposit instructions are included in the packed instruction set 240. Accordingly, the extract instruction may be used to copy a data element from a source register to an aligned position in a destination register. For example, the instruction EXTR  $R_D = R_s$ , 32, 16 copies a data element 16 bits in length located at bit 32 in the source register (i.e., the LSB of the data element is positioned at bit 32 of the source register) to an aligned position in a destination register as illustrated in **Figure 4a**.

Similarly, a deposit instruction may be used to copy a data element aligned in a source register to a specified position in a destination register. For example, the instruction DEP  $R_D = R_D$ ,  $R_S$ , 16, 32, copies a 16 bit data element aligned in a source register to a position starting at bit 32 (i.e., the LSB of the data element is aligned with bit 32 of the destination register as illustrated in **Figure** 

15

20

**4b**). In this embodiment, the  $R_D$  designation to the right of the equal sign indicates that data elements stored in the remaining bit positions of the destination register should not be overwritten (e.g., with zeros). As described below, this feature allows a series of packed data elements to be merged into a single register.

#### **GATHER OPERATION**

In one embodiment of the apparatus and method, extract and deposit operations are used to perform "gather" operations in which non-zero data elements of a matrix are retrieved (i.e., "gathered") from memory and stored in a contiguous manner.

As set forth in the flowchart in **Figure 5**, in one embodiment, a plurality of address indices are extracted into an equal plurality of destination registers (at 510). Each of the indices, when combined with a base address, specifies an address in memory where a matrix data element is stored. For example, as illustrated in **Figure 6**, four indices I0, I1, I2, and I3 packed in a single register, R3, are extracted into four individual registers, R5, R8, R11, and R14, respectively. Four extract instructions (e.g., EXTR R5 = R3, 0, 16 for I0) may be executed to perform this operation. In the particular embodiment illustrated in **Figure 6** each of the indices are 16-bits in length. However, it should be noted that indices of varying lengths may also be used in accordance with the underlying principles of the invention.

10

15

Addresses for each of the data elements are then computed at 520 (**Figure** 5) by adding each of the indices to the base address stored in R2. Thus, in the embodiment illustrated in **Figure** 7, the base address is added to each of the indices in R5, R8, R11, and R14 and the result (i.e., the addresses in memory of each of the data elements) are stored in registers R6, R9, R12 and R15, respectively.

The processor 210, at 530 (**Figure 5**), then loads the data elements from memory into a group of registers. For example, in the embodiment illustrated in **Figure 8**, data elements E0, E1, E2, and E3 are loaded from memory (after being identified via the calculated addresses) into registers R7, R10, R13 and R16, respectively.

At 540 (**Figure 5**), the data elements are merged into a single register. In one embodiment, this is accomplished using deposit operations. For example, referring to **Figure 9**, a series of deposit operations copy, in succession, E0, E1, E2, and E3 into register R4. The end result is that data elements E0-E3, which may have been scattered throughout a matrix, are now stored contiguously in register R4 (and/or a mass storage device), thereby preserving a substantial amount of memory.

10

15

20

#### **SCATTER OPERATION**

The matrix containing data elements E0-E3 may need to be reconstructed in memory from time to time so that matrix operations can be performed (e.g., matrix multiplication, addition . . . etc). In one embodiment, a "scatter" operation is used to carry out this function. Referring to Figure 10, in one embodiment of the scatter operation, indices are extracted (at 1010) and added to a base address to compute the addresses in memory to which the data elements will be scattered (at 1020). This portion of the scatter operation may be similar to the first portion of the gather operation described above (e.g., 510, 520 of Figure 5).

At 1030 the data elements are extracted from the register into which they were merged. Thus, as illustrated in **Figure 11**, each of the data elements E0, E1, E2 and E3 are extracted from register R4 and copied into registers R7, R10, R13, and R16, respectively (e.g., for element E2 the extract instruction might read EXTR R13 = R4, R13, 32, 16). Finally, at 1040, the data elements are stored to memory based on their previously-calculated addresses. A store instruction such as STORE [R12] = R13 may be executed by the processor 210 to perform this function (i.e., the data element from R13 is stored to the memory location found in R12).

Throughout the foregoing description, for the purposes of explanation, numerous specific details were set forth in order to provide a thorough

TCW 12 42390.P6156

understanding of the invention. It will be apparent, however, to one skilled in the art that the invention may be practiced without some of these specific details. Accordingly, the scope and spirit of the invention should be judged in terms of the claims which follow.

5

2

#### **CLAIMS**

# What is claimed is:

1	1. A method for performing a gather operation on a computer processor
2	comprising:
3	computing addresses for one or more data elements of a matrix stored in
4	memory;
5	loading each of said data elements into separate storage locations; and
6	depositing each of said data elements contiguously in a single storage
7	location.
1	2. The method as in claim 1 wherein said storage locations are registers.
1	3. The method as in claim 1 wherein computing addresses comprises:
2	extracting indices for each of said data elements into separate storage
3	locations; and
4	adding each of said indices to a base address.
1	4. The method as in claim 1 wherein depositing each of said data
2	elements is accomplished via a DEPOSIT instruction executed by said computer
3	processor.
4	
5	5. The method as in claim 4 wherein said computer processor executes
6	multiple DEPOSIT instructions in a single clock cycle.

TCW 14 42390.P6156

The method as in claim 1 further comprising:

storing each of said data elements on a mass storage device.

2

- The method as in claim 2 wherein said registers are 64-bits wide and 1 said data elements are 16-bits in length. 2 A method for performing a scatter operation on a computer processor 1 2 comprising: calculating addresses in memory to which a plurality of data elements are 1 to be scattered to form a matrix in memory; 2 extracting each of said data elements from a storage location in which said 3 elements are stored contiguously; and 4 storing said data elements to said addresses in memory. 5 The method as in claim 8 wherein said storage location is a register. 1 10. The method as in claim 8 wherein computing addresses comprises: 1 extracting indices for each of said data elements into separate storage 2 locations; and 3 adding each of said indices to a base address. 11. The method as in claim 8 wherein extracting each of said data 1 elements is accomplished via an EXTRACT instruction executed by said 2 computer processor. 3 4 12. The method as in claim 11 wherein said computer processor executes 5 multiple EXTRACT instructions in a single clock cycle. 6
- said data elements are 16-bits in length. 42390.P6156 **TCW** 15

13. The method as in claim 9 wherein said register is 64-bits wide and

1	14. A computer system comprising:
2	a memory;
3	a processor communicatively coupled to the memory; and
4	a storage device communicatively coupled to the processor and having
5	stored therein a sequence of instructions which, when executed by the processor,
6	causes the processor to at least,
7	compute addresses for one or more data elements of a matrix stored in
8	memory;
9	load each of said data elements into separate storage locations; and
10	deposit each of said data elements contiguously in a single storage
11	location.
1	15. The computer system as in claim 14 wherein said storage locations are
2	registers.
1	16. The computer system as in claim 14 wherein, responsive to one or
2	more instructions in said sequence, said processor computes addresses by:
3	extracting indices for each of said data elements into separate storage
4	locations; and
5	adding each of said indices to a base address.
1	17. The computer system as in claim 14 wherein depositing each of said
2	data elements is accomplished via a DEPOSIT instruction executed by said
3	processor.
4	

TCW 16 42390.P6156

- 5 18. The computer system as in claim 17 wherein said processor executes
- 6 multiple DEPOSIT instructions in a single clock cycle.
- 19. The computer system as in claim 14 wherein, responsive to one or
- 2 more instructions in said sequence, said processor further:
- 3 stores each of said data elements on said mass storage device.
- 1 20. The computer system as in claim 15 wherein said registers are 64-bits
- wide and said data elements are 16-bits in length.

TCW 17 42390.P6156

#### **ABSTRACT**

A processor and computer system are described which execute gather and scatter operations with general purpose instructions. Gather operations comprise identifying non-zero data elements of a matrix stored in memory and depositing the data elements contiguously within a register (e.g., in a packed data format). Scatter instructions comprise extracting the data elements packed contiguously within a register or memory and copying the elements to identified non-contiguous locations in a matrix stored in memory.

0     0     0     0     0       0     0     0     0     0       0     0     0     0     0       0     0     0     0     0       0     0     0     0     0	0 0 0 0 0 0	 0	1.542	0	0	0	.243
0 0 0 0 0 0 0 0 0 0 .256 0	0 0 0 0 0 0 0 0 0 0 .256 0	0	0	0	0	0	0
0 0 0 0 .256 0	0 0 0 0 .256 0	0	0	0	0	0	0
		0	0	0	0	0	0
0 .020 0 0 0	0 .020 0 0 0	0	.256	0	0	0	0
• 1 1		 0	0	0	0	.020	0

FIG. 1




FIG. 2

			0[			ا0	
8 7 0	Byte 2 Byte 1 Byte 0		2	Word 0			0.5
32 31 24 23 1615	Byte 2 B		16 15	Word 1			Double Word 0
32 31 24	Byte 5 Byte 4 Byte 3		32 31	W		32 31	
40 39	Byte 4		32	5		32	
	Byte 5		47	Word 2	05		Vord 1
56 55 48 47	Byte 7 Byte 6	Packed Byte 301	48 47		Packed Word 302		Double Word 1
63 56	Byte 7	Packed	63	Word 3	Packec	63	

FIG. 3

Packed DoubleWord 303




FIG. 4a




FIG. 4b





FIG. 5



**EG.** 6






FIG. 7



五 元 ※



EG. 9





FIG. 10



10. 11.

Attorney's Docket No.: 42390.P6156 PATENT

# <u>DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION</u> (FOR <u>INTEL CORPORATION</u> PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

## **Method And Apparatus For Vector Gather And Scatter**

the specification	n of which	
<u>X</u>	is attached hereto. was filed on as United States Application Number	
	or PCT International Application Numberand was amended on	
	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priori <u>Claim</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit un provisional application(s) lis	nder Title 35, United State ted below:	s Code, Section 119(e) of an	y United	States
Application Number	Filing Date			
Application Number	Filing Date			
application(s) listed below a is not disclosed in the prior of Title 35, United States Coknown to me to be material	Ind, insofar as the subject United States application ode, Section 112, I acknow to patentability as defined available between the fili	s Code, Section 120 of any U matter of each of the claims of in the manner provided by the vledge the duty to disclose all in Title 37, Code of Federal F ng date of the prior application	of this appointment of the second of the sec	plication agraph ion ns
Application Number	Filing Date	Status patented, pending,	abandor	ned
Application Number	Filing Date	Status patented, pending,	abandon	ned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

ZAFMAN LLP, 12400 Wilshire B telephone calls to Thomas C (Name of A)  I hereby declare that all statements made on information statements were made with the	e of Attorney or Agent) oulevard 7th Floor, Los A . Webster, (408 Attorney or Agent) ents made herein of my o n and belief are believed knowledge that willful fa conment, or both, under S ul false statements may j	wn knowledge are true and that all to be true; and further that these lse statements and the like so made Section 1001 of Title 18 of the United
Full Name of Sole/First Inventor C	arole Dulong	
Inventor's SignatureCaxo	le Dulong	Date 3/27/2000
Residence <u>Saratoga, California</u> (City, S	Cit tate)	tizenship <u>USA</u> (Country)
Post Office Address <u>14968 Granit</u> <u>Saratoga, Ca</u>	e Court ifornia 95070	
Full Name of Second/Joint Inventor	or	
Inventor's Signature		Date
Residence(City, S	Cit	izenship(Country)
Post Office Address		
Full Name of Third/Joint Inventor		
		Date
Residence(City, S		izenship(Country)
Post Office Address		

#### **APPENDIX A**

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Alin Corie, Reg. No. P46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Kurt P. Leyendecker, Reg. No. 42,799; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. 42,004; Lisa A. Norris, Reg. No. 44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Marina Portnova, Reg. No. P45,750; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrev Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Justin M. Dillon, Reg. No. 42,486; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells; Reg. No. P43,256, Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

#### APPENDIX B

#### Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
  - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
  - (2) It refutes, or is inconsistent with, a position the applicant takes in:
  - (i) Opposing an argument of unpatentability relied on by the Office, or
  - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
  - (1) Each inventor named in the application;
  - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.